

Please type a p	olus sign (+)	inside this box	→	+
-----------------	---------------	-----------------	----------	---

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1 53(b))

Attorney Docket No.	115-	<u>2481</u>	0	Total Pages	54			
First Named Inventor or Application Identifier								
Masai	juki	Uc	25	uda				
Express Mail Label No	TB	304	6	70273	3665			

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.				Assistant Commissioner for Patents ADDRESS TO: Box Patent Application Washington, DC 20231					
1. X Fee Transmittal Form (Submit an original, and a duplicate for fee processing) 2. X Specification [Total Pages]					Microfich cotide and/ plicable, and Companies Some services Companies Assignm 37 CFR (when the lighter of	Was the Composite of Amining Paper Constitute of Statement Paper 3.73(b) there is a statement (IDS)/ ary American American American of Statement Paper 3.73(b) there is a statement (IDS)/ ary American of Statement (IDS)/ ary American of Statement (IDS)/ ary American of Statement Paper S	and the sary) The same of the sary	pgram (Appendix) Sequence Submission able Copy Intical to computer copy) Ing identity of above copies ICATION PARTS IVER Sheet & document(s)) IVER Sheet & document(s)	
	erence therein. ITINUING APPLICATION	sheek one	ista bay sa	=		*			
	ntinuation Divisional		tinuation-in-part (C		prior applica				
		18. CC	PRESPONDI	ENCE ADDI	IESS.				
Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here)									
NAME	William B. Kempler								
TANIEL	Texas Instrume	nts Ind	corporated	-		·			
ADDRESS P.O. Box 655474, MS 3999									
CITY	Dallas		STATE			ZIP C	ODE	75065	
COUNTRY	USA		TELEPHONE	TX 017	F/F0		FAX	75265	
	USA			972-917	<u>-5452</u>		_ ` ~~	972-917 - 441 %	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

EXPRESS MAIL Mailing Label Number	<u>1</u> 2	20	ar i	ПΛ	1/2 11	<u> </u>	Thomaka		erify that
the accompanying application is bein	$\frac{10}{2}$	ンし lepos	16	1 wi	th the	<u> </u>	. I nereby ited States	Post	tal Service
"Express Mail Post Office to Address	ee'	' ser	vice	e un	der 37	CFR	1.10 on th	ne da	ate indicated
below and is addressed to the Ass't	Cop	miss	sione	er o	f Pate	nts,	Washington	ı, D(3 20231.
By: Patricia Jones Meluces	12	5-200.]	Date	: 02	. —	5-48		
							f Known		
FEE TRANSMITTAL			licatio a Date		nber	TBI	- 5 -98		
			t Name		entor	1	iasuda.	Ma	Sayriki
Note: Effective October 1, 1997. Patent fees are subject to annual revision.			o Art			TB	,		
TOTAL AMOUNT OF PAYMENT (\$) 790.00			niner i nev D		Number		77-248	16	
METHOD OF PAYMENT (check one)				F	EE CALC	ULA"	TION (continued	i)	
The Commissioner is hereby authorized to charge		ADDIT							
1. X indicated fees and credit any over payments to:		e Entit Fee de (\$)		Fee/	•	Fee De	escription		Fee Paid
Deposit Account 20-0668	105		205	65/	Surcharge	- late fil	ing fee or oath	Γ	
Number Deposit	127 ed	50	227	2 5	Surcharge	- late p	rovisional filing fee or	·	
Account Texas Instruments Incorporation	ced			X	cover shee			ŀ	
Charge Any Additional Fee Required Under Charge the Issue Fee Set in 37 CFR 1 18 at the Mailing of the	139		7	130	Non-Englis	•	fication t for reexamination	F	
37 CFR 1 16 and 1 17 Notice of Allowance	147	2,520 920*	1	2,5 2 0 920	•	•	ation of SIR prior to	ŀ	
2 Payment Enclosed:			,		Examiner a	action	,		
Check Order Other	113	1,840	, 413	1,840*	Examiner a	g publica action	ation of SIR after		
FEE CALCULATION	115	110	Eviancian for rapit, within accord month						
	116			200			/ within second montr / within third month	'	
1. FILING FEE	117	950 1,510		475 755			within fourth month	}	
Large Entity Small Entity Fee Fee Ree Fee Fee Description Fee Paid		128 2,060 228 1,030 Extension for reply within fifth month						ľ	
Code (\$) Code (\$)	119		219	. /	Notice of A				
101 790 20\ 395 Utility filing fee	120		ę 20	155	Filing a bri	ef in sup	oport of an appeal	L	
107 540 207/270 Plant filing fee	121		<u> </u>	185	Request fo		ū	 	
108 790 298 395 Reissue filing fee	138	138 1,510 138 1,510 Petition to institute a public use proceeding 140 110 240 55 Petition to revive - unavoidable 141 1 200 244 Petition to revive - unintentional						aing	
114 150 214 75 Provisional filing fee								ŀ	
SUBTOTAL (1) (\$) 790.00		1,320 2 1,320	,	660 660	Utility issue			ŀ	
2. CLAIMS Fytra below Fee Paid	143		243	~~~	Design iss			ŀ	
Total Claims 12 -20 = 0 X 22 =	144	670	244	3 3 5/	Plant issue	e fee		t	
Independent 2 - 3 = 0 x 82 = 700 00	122	130	1/22	134	Petitions to	the Co	mmissioner	ľ	
Multiple Dependent Claims X = 790.00	123		128	# 0	Petitions re	elated to	provisional application	опѕ	
Large Entity Small Entify	126		/	240 	Submissio	n of Info	rmation Disclosure S	itmt	
Fee Fee Fee Fee Description Code (\$) Opde (\$)	581	40	581	(40	Recording	each pa	atent assignment per imber of properties)	ľ	
103 22 203 11 Claims in excess of 20	146	790	249	362	1 1 7		n after final rejection	ŀ	
102 82 202 41 Independent claims in excess of 3		790	249	396	(37 CFR 1			-	
104 270 204 135 Multiple dependent claim	149	, 130	4-13	550			al invention to be R 1.129(b))	L	
109 82 209 41 Reissue independent claims over original patent	Othe	r fee (sp	ecify)					_ Γ	
110 22 210 1 Reissue claims in excess of 20 and over original patent		er fee (s	• • •					▁▕	
SUBTOTAL (2) (\$) 790.00					Fee Paid	s	UBTOTAL (3) (\$)	
SUBMITTED BY							Complete (if a	applicat	ole)
Typed or William B. Kempler Printed Name	,	7			-		Reg. Number		,228
	K	$\overline{}$	\Box	Date	2-5-	98	Deposit Account		
Signature ////////	-		- 1		ヘ ン	10	User ID		

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required/to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Masayuki Yasuda Docket No.: TIJ-24816

Serial No.: TBD Art Unit: TBD

Filed: 2/5/98 Examiner: TBD

Title: Manufacturing Method of Semiconductor IC Device

PRELIMINARY AMENDMENT

2/5/98

Assistant Commissioner for Patents
Box New Patent Applications
Washington, D. C. 20231

"EXPRESS MAIL" mailing label number **TB309670273US,** Date of Deposit: 2/5/98. certify that the accompanying Application is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, DC 20231.

Patricia J. Jones

Sir:

Prior to the examination of the above-identified application, Applicants respectfully submit the following amendments and remarks.

IN THE CLAIMS:

Please amend Claims 1-5 as follows:

1. (Amended) A manufacturing method of a semiconductor IC device, [characterized by the fact that it consists of] comprising the following steps [of operation]:

forming [a step in which] an insulating film [is formed] on a semiconductor substrate or SOI substrate;

forming [a step in which] a first mask film [is formed] on the
[aforementioned] insulating film;

forming [a step in which, after] a resist film [is formed] on the [aforementioned] first mask film, the resist film [is] being used as an etching mask to form an opening on the [aforementioned] first mask film, followed by the formation of trenches on the [aforementioned] insulating film exposed from the opening;

forming [a step in which], after the [aforementioned] resist film is removed, a second mask film [is formed] on the [aforementioned] semiconductor substrate or SOI substrate;

'[a step in which, by] removing the [aforementioned] second mask film such that it is left on the side walls of the [aforementioned] trenches, a side wall made of the [aforementioned] second mask film is formed on the side walls of the [aforementioned] trenches;

and [a step in which] <u>using</u> the [aforementioned] first mask film and the [aforementioned] side wall [are used] as the etching mask in etching off the [aforementioned] insulating film exposed from the mask, so as to form connecting holes on the [aforementioned] insulating film.

2. (Amended) A manufacturing method of a semiconductor IC device [characterized by the fact that it consists of] comprising the following steps [of operation]:

forming [a step in which] an insulating film [is formed] on a
semiconductor substrate or SOI substrate;

forming [a step in which] a first mask film [is formed] on the
[aforementioned] insulating film;

forming [a step in which, after] a resist film [is formed] on the [aforementioned] first mask film, the resist film [is] being used as an etching mask to form an opening on the [aforementioned] first mask film, followed by the formation of trenches on the [aforementioned] insulating film exposed from the opening;

forming [a step in which], after the [aforementioned] resist film is removed, a second mask film [is formed] on the [aforementioned] semiconductor substrate or SOI substrate;

[a step in which, by] removing the [aforementioned] second mask film such that it is left on the side walls of the [aforementioned] trenches, a side wall made of the [aforementioned] second mask film is formed on the side walls of the [aforementioned] trenches;

using [a step in which] the [aforementioned] first mask film and the [aforementioned] side wall [are used] as the etching mask in etching off the [aforementioned] insulating film exposed from the mask, so as to form an opening on the [aforementioned] insulating film, followed by the formation of separating trenches on the [aforementioned] semiconductor substrate or SOI substrate exposed from the opening;

<u>burying</u> [and a step in which] an insulating film [is buried] in the [aforementioned] separating trenches to form a separating portion.

3. (Amended) A manufacturing method of a semiconductor IC device [characterized by the fact that it consists of] comprising the following steps [of operation]:

forming [a step in which] an insulating film [is formed] on a
semiconductor substrate or SOI substrate;

forming [a step in which] a first mask film [is formed] on the
[aforementioned] insulating film;

forming [a step in which, after] a resist film [is formed] on the [aforementioned] first mask film, the resist film [is] being used as an etching mask to form an opening on the [aforementioned] first mask film, followed by the formation of trenches on the [aforementioned] insulating film exposed from the opening;

forming [a step in which], after the [aforementioned] resist film is removed, a second mask film [is formed] on the [aforementioned] semiconductor substrate or SOI substrate;

[a step in which, by] removing the [aforementioned] second mask film such that it is left on the side walls of the [aforementioned] trenches, a side wall made of the [aforementioned] second mask film is formed on the side walls of the [aforementioned] trenches;

and [a step in which] <u>using</u> the [aforementioned] first mask film and the [aforementioned] side wall [are used] as the etching mask in etching off the [aforementioned] insulating film exposed from the mask, so as to form wiring-forming trenches on the [aforementioned] insulating film, followed by burying an electroconductive material in the [aforementioned] wiring-forming trenches to form a wiring layer made of the electroconductive material.

- 4. (Amended) The manufacturing method described in Claim 1, wherein [2, or 3, characterized by the fact that in this manufacturing method of a semiconductor IC device,] the [aforementioned] insulating film is selected from the group consisting of [refers to] a silica film, SOG film, PSG film, BPSG film, or a [laminated type] lamination consisting of these films, [with] the first mask film and second mask film for the [aforementioned [sic]]hook-shaped hard mask being selected from the group consisting of a polysilicon film, tungsten film, or other electroconductive film, or a silicon nitride film or other insulating film.
- 5. (Amended) The manufacturing method of a semiconductor IC device described in Claim 1, wherein [or 4, characterized by the fact that] the [aforementioned] connecting holes are in contact with

the lower electrodes in the capacitors of the memory cells, with the capacitors being set for storing information on the bit lines.

Please add Claims 6-11 as follows:

- --6. The manufacturing method of a semiconductor IC device described in Claim 4, wherein the connecting holes are in contact with the lower electrodes in the capacitors of the memory cells, with the capacitors being set for storing information on the bit lines.
- 7. The manufacturing method described in Claim 2, wherein the insulating film is selected from the group consisting of a silica film, SOG film, PSG film, BPSG film, or a lamination consisting of these films, the first mask film and second mask film for hookshaped hard mask being selected from the group consisting of a polysilicon film, tungsten film, or other electroconductive film, or a silicon nitride film or other insulating film.
- 8. The manufacturing method of a semiconductor IC device described in Claim 7, wherein the connecting holes are in contact with the lower electrodes in the capacitors of the memory cells, with the capacitors being set for storing information on the bit lines.
- 9. The manufacturing method described in Claim 3, wherein the insulating film is selected from the group consisting of a silica film, SOG film, PSG film, BPSG film, or a lamination consisting of these films, the first mask film and second mask film for hook-shaped hard mask being selected from the group consisting of a polysilicon film, tungsten film, or other electroconductive film, or a silicon nitride film or other insulating film.

- 10. The manufacturing method of a semiconductor IC device described in Claim 9, wherein the connecting holes are in contact with the lower electrodes in the capacitors of the memory cells, with the capacitors being set for storing information on the bit lines.
- 11. The manufacturing method of a semiconductor IC device described in Claim 9, wherein the connecting holes are in contact with the lower electrodes in the capacitors of the memory cells, with the capacitors being set for storing information on the bit lines. --

IN THE ABSTRACT

Please substitute the abstract in the specification and substitute therefor with the abstract on the following page.

ABSTRACT

To provide a manufacturing method of the semiconductor IC device having fine-structure connecting holes or trenches with high dimensional precision. There is the following step of the operation: a hook-shaped hard mask made of polysilicon film 18 and polysilicon film 20a is formed on the surface of silica film 17 for forming connecting holes 21 accommodating plugs that perform an electrical connection with the lower portion of the lower electrode of the capacitor in the COB-type memory cells, with the hook-shaped hard mask being used as an etching mask in selective etching so as to form connecting holes 21 on silica film 17 and silica film 15 below it.

REMARKS

Claims 1-11 remain in the application for consideration by the Examiner.

Entry and favorable action of the claims are earnestly solicited in light of the above amendments.

While it is believed that the instant preliminary amendment places the application in condition for allowance, should the Examiner have any further comments or suggestions, it is respectfully requested that the Examiner contact the undersigned in order to expeditiously resolve any outstanding issues.

Respectfully submitted,

William B. Kempler

Corporate Patent Counsel

Reg. No. 28,228

Texas Instruments Incorporated P. O. Box 655474, M/S 3999 Dallas, TX 75265 (972) 917-5452 (972) 917-4407 (Fax)

MANUFACTURING METHOD OF SEMICONDUCTOR IC DEVICE

FIELD OF THE INVENTION

This invention pertains to a manufacturing method of a semiconductor IC device. In particular, this invention pertains to a manufacturing method of a semiconductor IC device having connecting holes or trenches with a high dimensional precision and fine configuration.

BACKGROUND OF THE INVENTION

The present inventors have surveyed the manufacturing methods of the semiconductor IC device. The following is a summary of the technologies surveyed by the present inventors.

In DRAM (Dynamic Random Access Memory) having the so-called capacitor-over-bit line (COB) type of memory cells with capacitors for storing information set above the bit lines, after formation of the bit lines (BL), an electrical connection occurs between the lower electrodes of the capacitor (storage node electrode, storing electrode) and the semiconductor region that becomes the drain of the MOSFET (Metal Oxide Semiconductor Field Effect Transistor) formed in the semiconductor substrate. For this purpose, connecting holes are formed on the insulating film made of silicon in the area between them.

In this case, with the progress in miniaturization, it has become more difficult to ensure the alignment tolerance between the aforementioned connecting holes and the bit lines. Consequently, studies have been performed on the technology used to form the aforementioned connecting holes in a self-aligned manner along the step of the said bit lines by covering said bit lines with a silicon nitride film, and using the silicon nitride film as an etching stopper film in the dry etching processing for forming the aforementioned connecting holes on the silicon nitride film.

For example, Japanese Kokai Patent Application No. Hei 3[1991]-214669 disclosed a type of semiconductor IC device having DRAM.

However, when the aforementioned connecting holes are formed, the silica film is dry-etched and the hole-opening property is improved. In this case, the etching selectivity for the silicon nitride film that covers the bit lines is degraded, so that the connecting holes come in contact with the bit line and the formation operation of the connecting holes becomes incomplete.

Consequently, it was once proposed that the thickness of the silicon nitride film covering the bit lines be increased. However, in this case, due to the stress of the silicon nitride film, the bit lines and the semiconductor substrate, as well as the MOSFET and various other structural elements formed on the substrate undergo deformation.

The purpose of this invention is to provide a technology that allows the formation of connecting holes and trenches having high dimensional precision and fine structure.

The aforementioned purpose and other purposes of this invention will be explained in the following with reference to the text and FIGS. of this specification.

REFERENCE NUMBERALS AND SYMBOLS AS SHOWN IN THE DRAWINGS

l represents a semiconductor substrate (substrate), la a trench, 2 a silica film (insulating film), 2a a trench, 2b an opening, 3 a polysilicon film (first mask film), 4 a resist film, 5 a polysilicon film (second mask film), 5a a polysilicon film (side wall), 6 a silica film (insulating film), 6a a silica film (separating film), 7 a gate insulating film, 8 a gate electrode, 9 an insulating film, 10 a side-wall insulating film (side wall spacer), 11 a gate region, 12 a semiconductor region, 13 a silica film, 14 a plug, 15 a silica film (insulating film), 16 a wiring layer, 17 a silica film (insulating film), 17a a trench, 18 a polysilicon film (first mask film), 19 a resist

film, 20 a polysilicon film (second mask film), 20a a polysilicon film (side wall), 21 a connecting hole, 22 a plug, 23 a lower electrode of capacitor, 24 a dielectric film of capacitor, 25 an upper electrode of capacitor, 26 a Silica film (insulating film), 26a a trench, 27 a polysilicon film (first mask film), 28 a resist film, 29 a polysilicon film (second mask film), 29a a polysilicon film (side wall), 30 a trench, 31 an aluminum layer (electroconductive layer), 31a an aluminum layer (wiring layer).

SUMMARY OF THE INVENTION

The following is a brief explanation of the invention disclosed in this patent application.

The manufacturing method of a semiconductor IC device of this invention comprises the following steps of operation:

a step in which an insulating film is formed on a semiconductor substrate or SOI substrate;

a step in which a first mask film is formed on the aforementioned insulating film;

a step in which, after a resist film is formed on the aforementioned first mask film, the resist film is used as an etching mask to form an opening on the aforementioned first mask film, followed by the formation of trenches on the aforementioned insulating film exposed from the opening;

a step in which, after the aforementioned resist film is removed, a second mask film is formed on the aforementioned semiconductor substrate or SOI substrate;

a step in which, by removing the aforementioned second mask film such that it is left on the side walls of the aforementioned trenches, a side wall made of the aforementioned second mask film is formed on the side walls of the aforementioned trenches;

and a step in which the aforementioned first mask film and the aforementioned side wall are used as the etching mask in etching off the aforementioned insulating film exposed from the

mask, so as to form connecting holes on the aforementioned insulating film.

This invention also provides a manufacturing method of semiconductor IC device, characterized by the fact that it consists of the following steps of operation:

- a step in which an insulating film is formed on a semiconductor substrate or SOI substrate;
- a step in which a first mask film is formed on the aforementioned insulating film;
- a step in which, after a resist film is formed on the aforementioned first mask film, the resist film is used as an etching mask to form an opening on the aforementioned first mask film, followed by the formation of trenches on the aforementioned insulating film exposed from the opening;
- a step in which, after the aforementioned resist film is removed, a second mask film is formed on the aforementioned semiconductor substrate or SOI substrate;
- a step in which, by removing the aforementioned second mask film such that it is left on the side walls of the aforementioned trenches, a side wall made of the aforementioned second mask film is formed on the side walls of the aforementioned trenches;
- a step in which the aforementioned first mask film and the aforementioned side wall are used as the etching mask in etching off the aforementioned insulating film exposed from the mask, so as to form an opening on the aforementioned insulating film, followed by the formation of separating trenches on the aforementioned semiconductor substrate or SOI substrate exposed from the opening;

and a step in which an insulating film is buried in the aforementioned separating trenches to form a separating portion.

This invention also provides a manufacturing method of a semiconductor IC device characterized by the fact that it consists of the following steps of operation:

a step in which an insulating film is formed on a semiconductor substrate or SOI substrate;

a step in which a first mask film is formed on the aforementioned insulating film;

a step in which, after a resist film is formed on the aforementioned first mask film, the resist film is used as an etching mask to form an opening on the aforementioned first mask film, followed by the formation of trenches on the aforementioned insulating film exposed from the opening;

a step in which, after the aforementioned resist film is removed, a second mask film is formed on the aforementioned semiconductor substrate or SOI substrate;

a step in which, by removing the aforementioned second mask film such that it is left on the side walls of the aforementioned trenches, a side wall made of the aforementioned second mask film is formed on the side walls of the aforementioned trenches;

and a step in which the aforementioned first mask film and the aforementioned side wall are used as the etching mask in etching off the aforementioned insulating film exposed from the mask, so as to form wiring-forming trenches on the aforementioned insulating film, followed by burying an electroconductive material in the aforementioned wiring-forming trenches to form a wiring layer made of the electroconductive material.

The following is a brief account of the typical effects of the invention disclosed in this patent application.

(1) In the manufacturing method of the semiconductor IC device of this invention, in order to make an electrical connection between the lower electrodes of the capacitors of the COB-type memory cell in DRAM and the plugs on the semiconductor region as the drain of the MOSFET formed on a semiconductor substrate or other substrate, connecting holes are formed on the silica film or other insulating film in the area between them, followed by the formation of plugs in the connecting holes.

In this case, the hook-shaped hard mask is used in performing the etching operation to form the connecting holes. Consequently, it is possible to etch and form the side surfaces

of the connecting holes in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. As a result, even when the connecting holes are deep, it is still possible to form the connecting holes with processing dimensions finer than the processing limit in the conventional case involving the formation of connecting holes using photolithographic technology and selective etching technology without using the hook-shaped hard mask, and it is possible to form the connecting holes in fine processing with a high dimensional precision. In this case, according to studies performed by the present inventors, even when the aspect ratio of the connecting holes is 3 or larger, it is still possible to form fine-structure connecting holes having vertical side surfaces.

Consequently, it is possible to prevent the problem of contact between the connecting holes and the wiring layer as bit lines adjacent to the connecting holes, so that it is possible to provide a type of semiconductor IC device with a high performance and high manufacturing yield, as well as its manufacturing method.

(2) Using the manufacturing method of the semiconductor IC device of this invention, it is possible to form the element-separating insulating film made of silica film, etc., buried in trenches in a selected region of the semiconductor substrate or other substrate, and it is possible to form the element-separating insulating film having a plane flush with the surface of the substrate in the region of the flattened semiconductor substrate or other substrate.

In this case, the hook-shaped hard mask is used in performing the etching operation to form the opening on the insulating film in the lower portion of the hook-shaped hard mask and to form trenches on the substrate. Consequently, it is possible to etch and form the side surfaces of the opening and trenches in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. As a result, even when the trenches are deep, it is still possible to form the

trenches with processing dimensions finer than the processing limit in the conventional case involving the formation of trenches using photolithographic technology and selective etching technology without using the hook-shaped hard mask. It is also possible to form the trenches in fine processing with a high dimensional precision.

Consequently, it is possible to form an element-separating film having fine-structure trenches, so that is it possible to provide a type of semiconductor IC device with a high performance and high manufacturing yield, as well as its manufacturing method.

(3) Using the manufacturing method of the semiconductor IC device of this invention, it is possible to form a wiring layer (damassin wiring layer) buried in the trenches on a silica film or other insulating film, and it is possible to form a wiring layer having a plane flush with the surface of the region of the flattened silica film or other insulating film.

In this case, the hook-shaped hard mask is used in performing the etching operation to form the trenches. Consequently, it is possible to etch and form the side surfaces of the trenches in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. As a result, even when the trenches are deep, it is still possible to form the trenches with processing dimensions finer than the processing limit in the conventional case involving the formation of trenches using photolithographic technology and selective etching technology without using the hook-shaped hard mask, and it is possible to form the trenches in fine processing with a high dimensional precision.

Consequently, it is possible to form the wiring layer having fine-structure trenches, so that is it possible to provide a type of semiconductor IC device with a high performance and high manufacturing yield, as well as its manufacturing method.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 2 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 3 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 4 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 5 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 6 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 7 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 8 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 9 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 10 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 11 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.

- FIG. 12 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 13 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 14 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 15 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 16 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 17 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 18 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 19 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 20 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 21 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 22 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.
- FIG. 23 is a schematic cross-sectional view illustrating a manufacturing step of the semiconductor IC device in an embodiment of this invention.

DESCRIPTION OF EMBODIMENTS

In the following, this invention will be explained in more detail using embodiments with reference to the FIGS. The same parts numbers are adopted throughout the FIGS. for illustrating the embodiment, and no repeated explanation will be made.

FIGS. 1-23 are schematic cross-sectional views illustrating the manufacturing operation of the semiconductor IC device in an embodiment of this invention. The semiconductor IC device in this embodiment is a DRAM having capacitors of COB-type memory cells. This FIG. will be used in explaining the semiconductor IC device and its manufacturing method in the embodiment of this invention.

First of all, for example, an insulating film for element separation is formed on the surface of semiconductor substrate 1 made of p-type single-crystal silicon by burying a silica film in trenches.

That is, on the surface of semiconductor substrate 1, the CVD (Chemical Vapor Deposition) method is adopted to form a thick silica film (insulating film) 2, followed by forming a thin polysilicon film (first mask film) 3 on silica film 2 using the CVD method. After resist film 4 is coated on semiconductor substrate 1, a pattern for forming trenches is formed using photolithographic technology. (FIG. 1).

In this case, the insulating film made of silica film 2 may have various forms, such as a SOG (Spin On Glass) film, PSG (Phospho Silicate Glass) film, BPSG (Boro Phospho Silicate Glass) film, or a laminated film made of said SOG film, PSG film, BPSG film, and silica film. Also, the first mask film for use as the hook-shaped hard mask made of polysilicon film (3) can be in the form of a silicon nitride film or other insulating film, or a tungsten film or other electroconductive film as a film made of a material for etching under conditions different from those for silica film 2 below it.

Using resist film 4 as an etching mask, polysilicon film 3 in the lower portion of the opening formed on resist film 4 is etched off by means of, e.g., a microwave dry etching device. The outer layer of silica film 2 below it is then etched by a parallel plate type of RIE (Reactive Ion Etching) device, etc., to form trenches 2a in the region (FIG. 2). In this case, the depth of trenches 2a is larger than the thickness of the polysilicon film to be explained later.

After removal of the undesired resist film 4, a polysilicon film (second mask film) 5 is formed on semiconductor substrate 1 using the CVD method, with the side surfaces of trenches 2a being covered with polysilicon film 5 (FIG. 3). In this case, polysilicon film 5 is made of the same material as that for polysilicon film 3 below it. In the operation performed afterwards, using dry etching or some other selective etching method, at least polysilicon film 5 below trenches 2a is removed, while polysilicon film (side wall) 5a on the side walls of polysillicon film 3 of the opening and the side walls of trenches is left (FIG. 4).

With polysilicon film 3 and polysilicon film 5 as hook-shaped hard mask films used as the etching mask, dry etching or some other selective etching is performed to form opening 2b on silica film 2, followed by the formation of trenches 1a on the semiconductor substrate 1 below it (FIG. 5). During the silicon etching operation for forming said trenches 1a, polysilicon films 3 and 5a are etched off.

After removal of silica film 2, for example, silica film (insulating film) 6 is formed on semiconductor substrate 1 by the CVD method, etc., and silica film 6 is buried in trenches 1a (FIG. 6).

Using the CMP (Chemical Mechanical Polishing) method or other polishing method, silica film 6 other than silica film 6a buried in trenches 1a is removed and, while silica film (element separating insulating film) 6a as the field insulating film is buried in trenches 1a, the surface of semiconductor substrate 1 is flattened (FIG. 7).

In the aforementioned manufacturing operation, it is possible to form an element-separating insulating film made of silica film 6a an buried in trenches 1a on selected regions of semiconductor substrate 1, and it is possible to form silica film 6a as an element-separating insulating film flush with the surface of semiconductor substrate 1 on areas of flattened semiconductor substrate 1.

In this case, as shown in FIG. 5, polysilicon film 3 with polysilicon film 5a have the functions of a hook-shaped hard mask, with polysilicon film 5a being present on the side walls (vertical portions) of trenches 2a on silica film 2 for forming opening 2b and trenches 1b. Consequently, even when the shoulder of the hook-shaped hard mask (the joint between polysilicon film 3 and polysilicon film 5a) is etched back due to abnormal etching conditions when silica film 2 is etched, since there is the vertical portion of the hook-shaped hard mask (polysilicon film 5a on the side walls of trenches 2a), there is no change in the dimensions of the pattern of opening 2b and trenches 1a. Consequently, it is possible to form the fine-structure opening 2b and trenches 1b at a high dimensional precision. In this case, it is possible to maintain the dimensional precision of trenches 1a by means of opening 2b.

Also, as opening 2b and trenches 1a are formed using etching technology by means of the hook-shaped hard mask, it is possible to etch and form the side surfaces of opening 2b and trenches 1a in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. Consequently, even when trenches 1a are deep, it is still possible to form trenches 1a with processing dimensions finer than the processing limit in the conventional case involving the formation of trenches using photolithographic technology and selective etching technology without using the hook-shaped hard mask, and it is possible to form trenches 1a in a fine processing with a high dimensional precision.

Consequently, it is possible to form silica film 6a as an element-separating insulating film with fine-structure trenches

la. This invention thus provides a type of semiconductor IC device and its manufacturing method with high performance and a high manufacturing yield.

In the element-forming region of semiconductor substrate 1, MOSFETs as the structural elements of DRAM are then formed. In the same step of the operation, a wiring layer is formed using the gate electrodes of MOSFETs on silica film 6a as an element-separating insulating film (FIG. 8).

That is, after gate insulating film 7 made of a silica film is formed on semiconductor substrate 1, for example, a polysilicon film containing phosphorus as an impurity and used as gate electrode 8 is formed on said gate insulating film. On said polysilicon film, insulating film 9 consisting of, e.g., a silica film, is formed, followed by the formation of gate electrode 8 or some other pattern using photolithographic technology and selective etching technology. In this case, gate electrode 8 becomes word line (WL) of the DRAM.

After a silica film is formed on semiconductor substrate 1 using the CVD method, side wall insulating film (side wall spacer) 10 is formed on the side walls of gate electrode 8 using lithographic technology and selective etching technology. With gate region 11 made of gate electrode 8, etc., used as a mask, the ion implanting method is adopted to implant phosphorus ions or other n-type impurity ions into semiconductor substrate 1, followed by thermal diffusion processing to form a source and drain as semiconductor region 12.

After silica film 13 is formed on semiconductor substrate 1, connecting holes are formed on silica film 13. Plugs 14 made of, e.g., electroconductive polysilicon or tungsten, are formed in the connecting holes by the selective CVD method. After an insulating film, such as silica film 15, is formed on semiconductor substrate 1 and connecting holes are formed on silica film 15, for example, an electroconductive polysilicon film is formed on semiconductor substrate 1 and, by means of the lithographic technology and selective etching technology, the polysilicon film is patterned to form wiring layer 16 as the bit

lines (BL) (FIG. 9). In this case, in order to improve plugs 14 and the polysilicon film, if needed, another electroconductive layer may be included.

In order to form an electrical connection between the lower electrode (storage node electrode, storage electrode) of the capacitors in the COB-type memory cells in the DRAM and plug 14 on semiconductor region 12 as the drain of the MOSFET formed on semiconductor substrate 1, a manufacturing step is performed in which connecting holes are formed on the insulating film, including silica film 15, in the area between them.

That is, after a thick silica film (insulating film) 17 is formed using the CVD method on the surface of semiconductor substrate 1, the CVD method is used to form thin polysilicon film (first mask film) 18 on silica film 17. After resist film 19 is coated on semiconductor substrate 1, lithographic technology is adopted to produce a pattern for forming the connecting holes on resist film 19 (FIG. 10). In this case, the insulating film made of silica film 17 may be in any of the following various forms: SOG film, PSG film, BPSG film, or a laminated film made of said SOG film, PSG film, BPSG film, and silica film. Also, the first mask film for use as the hook-shaped hard mask made of polysilicon film 18 may be in the form of a silicon nitride film or other insulating film, or a tungsten film or other electroconductive film, that is, a film made of a material with etching conditions different from those of silica film 17 below it.

After etching off polysilicon film 18 in the lower portion of the opening formed on resist film 19 using resist film 19 as an etching mask, the outer layer of silica film 17 below the polysilicon film is etched, with trenches 17a being formed in this area (FIG. 11). In this case, the depth of trenches 17a is selected to be larger than the thickness of the polysilicon film to be explained later, and, as long as no contact is made to be with wiring layer 16 as bit lines, the depth is selected as large as possible.

After removal of the undesired resist film 19, thin polysilicon film (second mask film) 20 is formed on semiconductor substrate 1 using the CVD method, and the side surfaces of trenches 17a are covered with polysilicon film 20 (FIG. 12).

At least polysilicon film 20 below trenches 17a is removed using the dry etching or other selective etching method, while polysilicon film (side wall) 20a is left on the side walls of polysilicon film 18 of the opening and on the side walls of trenches 17a (FIG. 13).

Polysilicon film 18 and polysilicon film 20a as a hook-shaped hard mask are used as an etching mask to perform a dry etching or other selective etching operation to form connecting holes (also known as through-holes or contact holes) 21 on silica film 17 and silica film 15 below silica film 17 (FIG. 14).

Plugs 22 made of electroconductive polysilicon or tungsten are then formed using the selective CVD method in connecting holes 21 (FIG. 15). This is based on the following reasons ① and ②. ① While plugs 22 are formed (such as CMP), [they] are removed at the same time. ② When plugs 14 are made of polysilicon, [they are removed] as polysilicon [films] 18 and 20a are removed. For said plugs 22, for example, the diameter in the upper portion of wiring layer 16 for bit lines is larger than that in the lower portion. In this case, when a silicon nitride film or other insulating film is used in place of polysilicon film 18 and polysilicon film 20a, it is possible to omit the operation used to remove the insulating film corresponding to the design specifications.

In the aforementioned manufacturing operation, in order to realize the electrical connection between the lower electrode of the capacitor of the COB-type memory cell in the DRAM and plug 14 on semiconductor region 12 as the drain of the MOSFET formed on semiconductor substrate 1, it is possible to perform the following operation: after formation of connecting hole 21 on

the insulating film made of silica film 15 and silica film 17 in the area between them, plug 22 is formed in connecting hole 21.

In this case, polysilicon film 18 and polysilicon film 20a have the function of the hook-shaped hard mask, with polysilicon film 20a being present on the side walls (vertical portion) of trenches 17a of silica film 17 for forming connecting holes 21. Consequently, even when the shoulder of the hook-shaped hard mask (the joint between polysilicon film 18 and polysilicon film 20a) is etched back due to abnormal etching conditions when silica film 17 is etched, since there is the vertical portion of the hook-shaped hard mask (polysilicon film 20a on the side walls of trenches 17a), there is no change in the dimensions of the pattern of connecting hole 21, and it is possible to form fine-structure connecting holes 21 with a high dimensional precision.

Also, as connecting holes 21 are formed using etching technology by means of the hook-shaped hard mask, it is possible to etch and form the side surfaces of connecting holes 21 in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. Consequently, even when connecting holes 21 are deep, it is still possible to form connecting holes 21 with processing dimensions finer than the processing limit in the conventional case involving the formation of connecting holes using photolithographic technology and selective etching technology without using the hook-shaped hard mask. It is also possible to form connecting holes 21 in fine processing with a high dimensional precision. In this case, according to studies performed by the present inventors, even when the aspect ratio of connecting holes 21 is 3 or larger, it is possible to form fine-structure connecting holes 21 having vertical side surfaces.

Consequently, it is possible to prevent the problem of contact between connecting holes 21 and wiring layer 16 as bit lines adjacent to connecting holes, so that it is possible to provide a type of semiconductor IC device with a high

performance and high manufacturing yield, as well as its manufacturing method.

Capacitors in COB memory cells are then formed on semiconductor substrate 1 (FIG. 16). In this case, an electrical connection is made between the lower electrode (known as the storage node electrode or storage electrode) 23 of the capacitor and plug 22, a dielectric film 24 is formed on it, and upper electrode (plate electrode) 25 is formed on said dielectric film 24.

That is, first of all, lower electrode 23 of the capacitor is formed. The formation of lower electrode 23 is carried out by depositing an electroconductive polysilicon film containing phosphorus or some other impurity on semiconductor substrate 1 by means of the CVD method, followed by patterning using photolithographic technology and selective etching technology.

Dielectric film 24 is then deposited on semiconductor substrate 1 containing lower electrode 23. As dielectric film 24, for example, Si_3N_4 (silicon nitride), Ta_2O_5 (tantalum pentaoxide) or ferrodielectric film PZT (lead zirconate-titanate), etc., is deposited. Other forms of dielectric film 24 that can be adopted include strontium titanate, lead titanate, barium titanate, and other titanium compounds, as well as other dielectric films.

Upper electrode 25 of the capacitor is then formed on semiconductor substrate 1. Upper electrode 25 is formed by deposing an electroconductive polysilicon film containing phosphorus or some other impurity on semiconductor substrate 1 using the CVD method, followed by patterning using photolithographic technology and selective etching technology.

On semiconductor substrate 1, silica film 26 is then formed as an insulating film, and a wiring layer made of, e.g., aluminum, is formed with trenches (trenches for damassin [unconfirmed translation] wiring) formed and buried on its surface.

That is, after a thick silica film (insulating film) 26 is formed using the CVD method on semiconductor substrate 1, a thin

polysilicon film (first mask film) 27 is formed using the CVD method on said silica film 26. After resist film 28 is coated on semiconductor substrate 1, photolithographic technology is adopted to form a pattern on resist film 28 to form trenches (trenches for damassin wiring).

In this case, the forms of the insulating film made of silica film 26 include a SOG film, PSG film, BPSG film, or a laminated film made of said SOG film, PSG film, BPSG film, and silica film. Also, the first mask film for use as the hook-shaped hard mask made of polysilicon film 27 may be in the form of a silicon nitride film or other insulating film, or a tungsten film or other electroconductive film, that is, a film made of a material with etching conditions different from those of silica film 26 below it.

After etching off polysilicon film 27 in the lower portion of the opening formed on resist film 28 using resist film 28 as an etching mask, the outer layer of silica film 26 below the polysilicon film is etched, with trenches 26a being formed in this area (FIG. 17). In this case, the depth of trenches 26a is selected to be larger than the thickness of the polysilicon film to be explained later.

After removal of undesired resist film 28, thin polysilicon film (second mask film) 29 is formed on semiconductor substrate 1 using the CVD method, and the side surfaces of trenches 26a are covered with polysilicon film 29 (FIG. 18). In this case, polysilicon film 29 is made of the same material as that of polysilicon film 27. Then, at least polysilicon film 29 below trenches 26a is removed using the dry etching or other selective etching method, while polysilicon film (side wall) 29a is left on the side walls of polysilicon film 27 of the opening and on the side walls of trenches 26a (FIG. 19).

Polysilicon film 27 and polysilicon film 29a as a hook-shaped hard mask are then used as an etching mask to perform a dry etching or other selective etching operation to form trenches 30 on silica film 26 (FIG. 20).

Undesired polysilicon film 27 and polysilicon film 29a are removed, making it possible to bury a wiring layer in trenches 30 formed on silica film 26 (FIG. 21). Later, for example, aluminum layer (electroconductive layer) 31 is formed on semiconductor substrate 1 by the sputtering method, then an operation is performed to bury aluminum layer 31 in trenches 30 (FIG. 22).

Using the CMP method or other polishing technology, aluminum layer 31 other than aluminum layer 31a buried in trenches 30 is removed, with aluminum layer 31a as a wiring layer being formed buried in trenches 30a (FIG. 23).

In the aforementioned manufacturing step, it is possible to form the wiring layer (damassin wiring layer) made of aluminum layer 31a buried in trenches 30 on silica film 26; it is also possible to form aluminum layer 31a as a wiring layer flush with the surface of silica film 26 in the region of flattened silica film 26. That is, because it is possible to flatten the upper layer of aluminum layer 31a that forms the wiring layer, it is possible to increase the pattern formation precision and flatness of the wiring formed on said upper layer. Consequently, the reliability of the wiring can be improved.

In this case, as shown in FIG. 20, polysilicon film 27 and polysilicon film 29a have the functions of a hook-shaped hard mask, with polysilicon film 29a being present on the side walls (vertical portions) of trenches 26a on silica film 26 for forming trenches 30. Consequently, even when the shoulder of the hook-shaped hard mask (the joint between polysilicon film 27 and polysilicon film 29a) is etched back due to abnormal etching conditions when silica film 26 is etched, since there is the vertical portion of the hook-shaped hard mask (polysilicon film 29a on the side walls of trenches 26a), there is no change in the dimensions of the pattern of trenches 30. Consequently, it is possible to form the fine-structure trenches 30 at a high dimensional precision.

Also, as trenches 30a are formed using etching technology by means of a hook-shaped hard mask, it is possible to etch and

form the side surfaces of trenches 30 in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. Consequently, even when trenches 30 are deep, it is still possible to form trenches 30 with processing dimensions finer than the processing limit in the conventional case involving the formation of trenches using photolithographic technology and selective etching technology without using the hook-shaped hard mask, and it is possible to form trenches 30 in fine processing with a high dimensional precision.

Consequently, it is possible to form aluminum layer 31a as a wiring layer with fine-structure trenches 30. Consequently, this invention provides a type of semiconductor IC device and its manufacturing method with a high performance and high manufacturing yield.

After the formation of a laminated wiring layer on semiconductor substrate 1 as needed, a passivation film (not shown in the FIG.) is formed on it, completing the manufacturing operation of the semiconductor IC device having DRAM.

For the semiconductor IC device and its manufacturing method with the aforementioned form in this embodiment, in order to form an electrical connection between the lower electrode 23 of the capacitor in the COB-type memory cell in the DRAM and plug 14 on semiconductor region 12 as the drain of MOSFET formed on semiconductor substrate 1, connecting hole 21 is formed on the insulating film made of silica film 15 and silica film 17 in the area between them, followed by the formation of plug 22 in connecting hole 21.

In this case, polysilicon film 18 and polysilicon film 20a have the functions of a hook-shaped hard mask, with polysilicon film 20a being present on the side walls (vertical portions) of trenches 17a on silica film 17 for forming connecting holes 21. Consequently, even when the shoulder of the hook-shaped hard mask (the joint between polysilicon film 18 and polysilicon film 20a) is etched back due to abnormal etching conditions when silica film 17 is etched, since there is the vertical portion of the hook-shaped hard mask (polysilicon film 20a on the side

walls of trenches 17a), there is no change in the dimensions of the pattern of connecting holes 21. Consequently, it is possible to form the fine-structure connecting holes 21 at a high dimensional precision.

Also, as connecting holes 21 are formed using the etching technology by means of a hook-shaped hard mask, it is possible to etch and form the side surfaces of connecting holes 21 in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. Consequently, even when connecting holes 21 are deep, it is still possible to form connecting holes 21 with processing dimensions finer than the processing limit in the conventional case involving the formation of connecting holes using photolithographic technology and selective etching technology without using the hook-shaped hard mask. It is also possible to form connecting holes 21 in a fine processing with a high dimensional precision. In this case, based on the studies performed by the present inventors, even when the aspect ratio of connecting holes 21 is 3 or larger, it is still possible to form fine-structure connecting holes 21 having vertical side surfaces.

Consequently, it is possible to prevent problems caused by contact between connecting holes 21 and wiring layer 16 as the bit lines adjacent to them. As a result, this manufacturing method can form semiconductor IC devices with a high performance and high manufacturing yield.

Also, for the aforementioned semiconductor IC device and its manufacturing method as an embodiment of this invention, it is possible to form the element-separating insulating film made of silica film 6a buried in trenches 1a; it is also possible to form silica film 6a as element-separating insulating film flush with the surface of semiconductor substrate 1 in the area of flattened semiconductor substrate 1.

In this case, polysilicon film 3 and polysilicon film 5a have the functions of a hook-shaped hard mask, and polysilicon film 5a is present on the side walls (vertical portions) of trenches 2a on silica film 2 for forming connecting-type opening

2b and trenches 1a. Consequently, even when the shoulder of the hook-shaped hard mask (the joint between polysilicon film 3 and polysilicon film 5a) is etched back due to abnormal etching conditions when silica film 2 is etched, since there is the vertical portion of the hook-shaped hard mask (polysilicon film 5a on the side walls of trenches 2a), there is no change in the dimensions of the pattern of opening 2b and trenches 1a. Consequently, it is possible to form the fine-structure opening portion 2b and trenches 1a at a high dimensional precision.

Also, as opening 2b and trenches 1a are formed using etching technology by means of a hook-shaped hard mask, it is possible to etch and form the side surfaces of opening 2b and trenches 1ain the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. Consequently, even when trenches 1a are deep, it is still possible to form trenches 1a with processing dimensions finer than the processing limit in the conventional case involving the formation of trenches using photolithographic technology and selective etching technology without using the hook-shaped hard mask; it is also possible to form trenches 1a in a fine processing with a high dimensional precision.

Consequently, it is possible to form silica film 6a as an element-separating insulating film having fine-structure trenches 1a. As a result, this manufacturing method can form semiconductor IC devices with a high performance and high manufacturing yield.

Also, for the aforementioned semiconductor IC device and its manufacturing method as an embodiment of this invention, it is possible to form the wiring layer (damassin wiring layer) made of silica film 31a buried in trenches 30 on silica film 26; it is also possible to form aluminum layer 31a as the wiring layer flush with the surface of silica film 26 in the area of flattened silica film 26.

In this case, polysilicon film 27 and polysilicon film 29a have the functions of a hook-shaped hard mask, with polysilicon film 29a being present on the side walls (vertical portions) of

trenches 26a on silica film 26 for forming trenches 30. Consequently, even when the shoulder of the hook-shaped hard mask (the joint between polysilicon film 27 and polysilicon film 29a) is etched back due to abnormal etching conditions when silica film 26 is etched, since there is the vertical portion of the hook-shaped hard mask (polysilicon film 29a on the side walls of trenches 26a), there is no change in the dimensions of the pattern of trenches 30. Consequently, it is possible to form the fine-structure trenches 30 at a high dimensional precision.

Also, because trenches 30 are formed using etching technology by means of a hook-shaped hard mask, it is possible to etch and form the side surfaces of trenches 30 in the vertical direction while the pattern dimensions of the hook-shaped hard mask are maintained. Consequently, even when trenches 30 are deep, it is still possible to form trenches 30 with processing dimensions finer than the processing limit in the conventional case involving the formation of trenches using photolithographic technology and selective etching technology without using the hook-shaped hard mask; it is also possible to form trenches 30 in fine processing with a high dimensional precision.

Consequently, it is possible to form aluminum [layer] 31a as a wiring layer having fine-structure trenches 30. As a result, this manufacturing method can form semiconductor IC devices with a high performance and high yield.

In the aforementioned, a detailed explanation has been given on the embodiment of the invention realized by the present inventors. However, this invention is not limited to the aforementioned embodiment, and various changes can be made as long as the main points are observed.

For example, the semiconductor IC device and its manufacturing method of this invention may be adopted in a semiconductor IC device, and its manufacturing method, in a form having at least one type of the element-separating insulating film buried in the trenches and a wiring layer buried in connecting holes or trenches, or a combination of them.

In addition to DRAM, the semiconductor IC device and its manufacturing method of this invention can also be adopted for various other types of semiconductor IC devices, such as logic or SRAM (Static Random Access Memory) and other memory devices having MOSFET, CMOSFET, BiCOMSFET, and other structural elements, as well as their manufacturing methods.

Also, for the semiconductor IC device and its manufacturing method of this invention, it is possible to use an SOI substrate or other substrate with the semiconductor layer for forming elements arranged on an insulating film in place of the semiconductor substrate for forming the semiconductor elements, and this invention can be adopted in semiconductor IC devices in the form of combinations of various semiconductor elements, such as MOSFET, CMOSFET, bipolar transistors, etc., and their manufacturing methods.

CLAIMS

- 1. A manufacturing method of a semiconductor IC device, characterized by the fact that it consists of the following steps of operation:
- a step in which an insulating film is formed on a semiconductor substrate or SOI substrate;
- a step in which a first mask film is formed on the aforementioned insulating film;
- a step in which, after a resist film is formed on the aforementioned first mask film, the resist film is used as an etching mask to form an opening on the aforementioned first mask film, followed by the formation of trenches on the aforementioned insulating film exposed from the opening;
- a step in which, after the aforementioned resist film is removed, a second mask film is formed on the aforementioned semiconductor substrate or SOI substrate;
- a step in which, by removing the aforementioned second mask film such that it is left on the side walls of the aforementioned trenches, a side wall made of the aforementioned

second mask film is formed on the side walls of the aforementioned trenches;

and a step in which the aforementioned first mask film and the aforementioned side wall are used as the etching mask in etching off the aforementioned insulating film exposed from the mask, so as to form connecting holes on the aforementioned insulating film.

- 2. A manufacturing method of a semiconductor IC device characterized by the fact that it consists of the following steps of operation:
- a step in which an insulating film is formed on a semiconductor substrate or SOI substrate;
- a step in which a first mask film is formed on the aforementioned insulating film;
- a step in which, after a resist film is formed on the aforementioned first mask film, the resist film is used as an etching mask to form an opening on the aforementioned first mask film, followed by the formation of trenches on the aforementioned insulating film exposed from the opening;
- a step in which, after the aforementioned resist film is removed, a second mask film is formed on the aforementioned semiconductor substrate or SOI substrate;
- a step in which, by removing the aforementioned second mask film such that it is left on the side walls of the aforementioned trenches, a side wall made of the aforementioned second mask film is formed on the side walls of the aforementioned trenches;
- a step in which the aforementioned first mask film and the aforementioned side wall are used as the etching mask in etching off the aforementioned insulating film exposed from the mask, so as to form an opening on the aforementioned insulating film, followed by the formation of separating trenches on the aforementioned semiconductor substrate or SOI substrate exposed from the opening;

and a step in which an insulating film is buried in the aforementioned separating trenches to form a separating portion.

- 3. A manufacturing method of a semiconductor IC device characterized by the fact that it consists of the following steps of operation:
- a step in which an insulating film is formed on a semiconductor substrate or SOI substrate;
- a step in which a first mask film is formed on the aforementioned insulating film;
- a step in which, after a resist film is formed on the aforementioned first mask film, the resist film is used as an etching mask to form an opening on the aforementioned first mask film, followed by the formation of trenches on the aforementioned insulating film exposed from the opening;
- a step in which, after the aforementioned resist film is removed, a second mask film is formed on the aforementioned semiconductor substrate or SOI substrate;
- a step in which, by removing the aforementioned second mask film such that it is left on the side walls of the aforementioned trenches, a side wall made of the aforementioned second mask film is formed on the side walls of the aforementioned trenches;

and a step in which the aforementioned first mask film and the aforementioned side wall are used as the etching mask in etching off the aforementioned insulating film exposed from the mask, so as to form wiring-forming trenches on the aforementioned insulating film, followed by burying an electroconductive material in the aforementioned wiring-forming trenches to form a wiring layer made of the electroconductive material.

4. The manufacturing method described in Claim 1, 2, or 3, characterized by the fact that in this manufacturing method of a semiconductor IC device, the aforementioned insulating film refers to a silica film, SOG film, PSG film, BPSG film, or a laminated type consisting of these films, with the first mask film and second mask film for the aforementioned [sic]

hook-shaped hard mask being a polysilicon film, tungsten film, or other electroconductive film, or a silicon nitride film or other insulating film.

5. The manufacturing method of a semiconductor IC device described in Claim 1 or 4, characterized by the fact that the aforementioned connecting holes are in contact with the lower electrodes in the capacitors of the memory cells, with the capacitors being set for storing information on the bit lines.

ABSTRACT

To provide a manufacturing method of the semiconductor IC device having fine-structure connecting holes or trenches with high dimensional precision. There is the following step of the operation: a hook-shaped hard mask made of polysilicon film 18 and polysilicon film 20a is formed on the surface of silica film 17 for forming connecting holes 21 accommodating plugs that perform an electrical connection with the lower portion of the lower

electrode of the capacitor in the COB-type memory cells, with the hook-shaped hard mask being used as an etching mask in selective etching so as to form connecting holes 21 on silica film 17 and silica film 15 below it.

[Selected FIG.] FIG. 14

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13





FIG. 14



Key: 15 Silica film

17 Silica film

18 Polysilicon film

20a Polysilicon film

21 Connecting hole

FIG. 15




FIG. 16




FIG. 17





FIG. 18



. .

FIG. 19




FIG. 20




FIG. 21




FIG. 22






FIG. 23



United States Patent & Trademark Office Office of Initial Patent Examination - Scanning Division



Application deficiencies found during scanning:

	A_1	pplicatio	n papers are not	t suitable for sc	anni ng and	are not in	ı complia	ance with 37	
	1	52 becau	ise:		_				
		All she	ets must be the	same size and	either A4 (21 cm x 2	9.7 cm)	or 3-1/27x 1	· -
		Pages _		•	do not mes	these rec	quiremen	its.	
		Papers	are not flexible	, strong, smoot	th, non-shir	ıy, durabl	e, and w	hite.	
			are not typewrit						
		Papers	contain imprope	er margins. Eac	ch sheet mu	ist have a	left marg	gin of at least	
		2.5 cm	(1") and top, bo	ottom a <mark>nd right</mark>	margins or	f at least 2	.0 cm (3	74").	
		Papers of	contain hand ler	tering.		•			
2.			e not in complia						
		The dray	vings or copy of	f drawings are.	not suitable	e for electi	ronic rep	roduction.	
		All draw	ings sheets are	not the same si	ze. Pages n	nust b <mark>e ei</mark> t	her A4 ((21 cm x 2 9.1	- ::
		or 3-1/2							
			er must include						<u></u>
	а	u least l	.5 cm (9/16°°) a	nd a b ottom m	argin of at	least 1.0 c	:m (3/8")).	
_									
٠. د	Page			are not of suf	ficient clar	ity, contra	ist and qu	uality for	
	elect	ronic r e r	roduction.						
,	D -	,		oro missina					
→ .	Page	(2)		are missing.					
-	OTH	=D. N/	1 100	Ignation	n				
-	ン (A.		1 - 1 - 1						